Back to search
We are looking for a Senior Physical Design Engineer to join our VLSI delivery team. You will own full-chip and block-level PnR flows, drive timing/power/signoff closure, and collaborate with cross-functional design teams on advanced-node tapeouts.
Key Responsibilities:
- Lead floorplanning, placement, CTS, routing and physical design implementation using Synopsys ICC2/Cadence Innovus
- Drive STA, IR-drop/EM, and physical verification signoff
- Resolve timing, congestion and power closure issues
- Collaborate with CAD, methodology and IP teams on delivery cadence
- Mentor junior engineers
Requirements:
- 4+ years of hands-on Physical Design experience across Synthesis-to-GDSII
- Strong command of ICC2/Innovus
- Experience taking multiple chips to tapeout on advanced nodes
- Solid understanding of STA, power and signal-integrity closure
- Bachelor's/Master's in EE/ECE or related field
About 7Rays Semiconductors: We provide end-to-end VLSI design solutions - architecture, RTL design, verification, DFT, Physical Design and post-silicon validation - helping clients achieve execution excellence.
Learn more about this Employer on their Career Site
