Back to search
Description
As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign-off, STA and sign-off flow development, ownership of IP and block level timing constraints both for regular and custom timing requirements from synthesis to sign-off to achieve sign-off quality timing constraints. You will closely interact with RTL designer to understand design intent and clock structure, with CAD to understand and develop flow, and with Physical design team to close and sign-off timing. You will also come up with ideas and plans to verify your own timing constraints. You will innovate timing constraints and flow to facilitate timing closure and any potential pessimism or fall outs in timing analysis.
Minimum Qualifications
BS degree in technical discipline with minimum 10 years of proven experience.
Preferred Qualifications
This position requires thorough knowledge of the ASIC design timing closure flow and methodology. The ideal candidate will have at least 2+ years of experience in writing ASIC timing constraints and timing closure Epertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues Hands on experience in timing/SDC constraints generation and management, proficient in scripting languages (Tcl and Perl) Familiarity with synthesis, DFT and backend related methodology and tools. Strong communication skills are a pre-requisite as the candidate will interface with a lot of different groups.
Learn more about this Employer on their Career Site
