Description
In this job you will be responsible for specifying and/or micro-architecting digital blocks in sophisticated mixed-signal circuits. You will be responsible for RTL coding of blocks specified by you or others. You will also participate in the design verification and bring-up of such blocks by writing meaningful assertions, debugging code, and otherwise interacting with the design verification team. You will contribute to the lab bring-up of those circuits by potentially writing test scripts, analyzing lab data, proposing experiments, etc.
Minimum Qualifications
BS degree in technical discipline with minimum 10 years of proven experience.
Preferred Qualifications
Proven knowledge of RTL design, Verilog and SystemVerilog Deep knowledge of front-end tools (Verilog simulators, linters, clock-domain crossing checkers) Strong communication and presentation skills Solid understanding of mixed signal concepts is a plus Validated knowledge of synthesis, static timing and DFT is a plus Validated knowledge of SystemVerilog assertions, checkers, and other design verification techniques are a plus Knowledge of scripting languages; Perl and Python are a plus
Learn more about this Employer on their Career Site
