SonicJobs Logo
Left arrow iconBack to search

Multimedia Design Verification Engineer, Silicon

Google
Posted a month ago, valid for 22 days
Location

Mountain View, CA 94041, US

Salary

$163,000 - $237,000 per year

Contract type

Full Time

By applying, a Sonicjobs account will be created for you. Sonicjobs's Privacy Policy and Terms & Conditions will apply.

SonicJobs' Terms & Conditions and Privacy Policy also apply.

Sonic Summary

info
  • The job requires a Bachelor's degree in electrical engineering or computer science and 8 years of experience with verification methodologies and languages like UVM and SystemVerilog.
  • Candidates should have experience with interconnect protocols such as AXI and APB, as well as developing and maintaining verification testbenches and test cases.
  • The role involves collaborating with cross-functional teams to create custom silicon solutions for Google's consumer products, enhancing performance and efficiency.
  • The US base salary for this full-time position ranges from $163,000 to $237,000, along with bonus, equity, and benefits.
  • Preferred qualifications include a Master's degree or PhD, experience in low power and formal verification, and proficiency in scripting languages like Python.

Minimum qualifications:

  • Bachelor's degree in electrical engineering or computer science, or equivalent practical experience.
  • 8 years of experience with verification methodologies and languages (e.g., UVM and SystemVerilog).
  • Experience with interconnect protocols (e.g., AXI, APB, ACE).
  • Experience developing and maintaining verification testbenches, test cases, and test environments.

Preferred qualifications:

  • Master's degree or PhD in electrical engineering or computer science.
  • Experience with low power, debug, GLS, formal verification.
  • Experience in scripting languages (e.g., Python) for automation and analysis.
  • Experienced in ARM or CPU based subsystem verification.
  • Experience in cross-functional and global collaboration, fostering relationships and sharing insights to achieve company objectives.
  • Experience leading design verification of IPs or subsystems delivered to many SoCs.

About the job:

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

The US base salary range for this full-time position is $163,000-$237,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

Responsibilities:

  • Work with designers, architects, and other stakeholders to come up with detailed test plans, dependencies, and deliverables, while representing DV status throughout the development process.
  • Plan the verification of multimedia design blocks at subsystem level by understanding the design specification, and interacting with architecture and design engineers to identify important verification scenarios.
  • Work with architecture, software, design, and back-end implementation stakeholders to make technical decisions.
  • Create and enhance constrained-random verification environments using system verilog and UVM. Identify and implement improvements to the verification methodologies.
  • Identify verification gaps and demonstrate advancement towards tape-out through comprehensive coverage metrics. Debug tests with design engineers to deliver functionally correct design blocks.



Learn more about this Employer on their Career Site

Apply now in a few quick clicks

By applying, a Sonicjobs account will be created for you. Sonicjobs's Privacy Policy and Terms & Conditions will apply.

SonicJobs' Terms & Conditions and Privacy Policy also apply.