SonicJobs Logo
Left arrow iconBack to search

Principal Product Engineer, RTL to GDSII

Cadence Design Systems
Posted 2 months ago, valid for 16 days
Location

San Jose, CA 95103, US

Salary

$136,500 - $253,500 per year

Contract type

Full Time

By applying, a Sonicjobs account will be created for you. Sonicjobs's Privacy Policy and Terms & Conditions will apply.

SonicJobs' Terms & Conditions and Privacy Policy also apply.

Sonic Summary

info
  • Cadence is seeking a Product Engineer for the Digital and Signoff Group, focusing on advanced chip design platforms.
  • The ideal candidate should have a Master's degree in Electrical Engineering and at least 8 years of experience in Digital Implementation.
  • Key responsibilities include supporting Cadence products, debugging customer issues, and developing design benchmarks and solutions.
  • The annual salary for this position ranges from $136,500 to $253,500, with additional potential for bonuses and equity.
  • Candidates should possess strong communication skills, a deep understanding of ASIC design methodologies, and experience with EDA tools at 16nm and below.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This opportunity is for a Product Engineer in the Digital and Signoff Group (DSG) at Cadence.   The Cadence Digital and Signoff Group will offer you a dynamic environment in which you will work with innovative R&D and Customer Engagement teams to influence the development of software tools for advanced chip design platforms. As Product Engineer, you will be a source of  technical place and route expertise to Cadence customers and to R&D.

You are a motivated and energetic engineer with a deep understanding of ASIC design methodologies and of every stage of the RTL to GDSII flow. 
You have proven hands-on experience with timing closure and PPA optimization at 16nm and below nodes. 
You combine your deep understanding with strong analysis skills to debug customer problems and propose solutions, with an organized and coherent approach.  
You are an excellent communicator.

Position Responsibilities:
Support Cadence products in the Digital and Signoff team.
Track and debug customer issues and work with R&D and release team on issue resolution.
Run design benchmarks and develop flows and solutions.

Position Requirements:
MS in EE with 8+ years of experience in Digital Implementation, either as a design engineer or as a product engineer
Strong understanding of VLSI physical design and timing analysis; familiarity with digital implementation challenges including clock tree synthesis, routing optimization and silicon signoff.
Experience with industry standard EDA tools in Synthesis, Physical design and Signoff at 16nm and below nodes.
Exposure to, and solid understanding of, hierarchical design methodologies and low power design
Energetic team player with a passion for problem solving
Strong analysis skills with a track record to prove it
Strong communication skills (verbal and written)
Automation skills using Perl, Tcl and shell scripting

The annual salary range for California is $136,500 to $253,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.




Learn more about this Employer on their Career Site

Apply now in a few quick clicks

By applying, a Sonicjobs account will be created for you. Sonicjobs's Privacy Policy and Terms & Conditions will apply.

SonicJobs' Terms & Conditions and Privacy Policy also apply.