SonicJobs Logo
Left arrow iconBack to search

Graphics Power Analysis & Optimization Engineer

Apple
Posted 23 days ago, valid for a month
Location

Santa Clara, CA 95052, US

Salary

Competitive

Contract type

Full Time

By applying, a Sonicjobs account will be created for you. Sonicjobs's Privacy Policy and Terms & Conditions will apply.

SonicJobs' Terms & Conditions and Privacy Policy also apply.

Sonic Summary

info
  • Apple is seeking a talented engineer to support power activity in GPU development within the Silicon Technologies group.
  • Candidates should have a BS degree and at least 3 years of relevant experience, particularly in low power microarchitecture and scripting in Python.
  • The role involves creating power estimations, analyzing GPU workloads for power reduction, and implementing optimizations in RTL and gates.
  • Preferred qualifications include experience in writing and debugging RTL designs, along with knowledge of digital logic design principles and GPU pipelines.
  • This position offers a competitive salary, reflecting the expertise and contributions of the selected candidate.
Do you love creating elegant solutions to highly complex challenges? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC)! You’ll ensure Apple products and services can seamlessly handle the tasks that make them beloved by millions. Joining this group means you’ll be crafting and building the technology that fuels Apple’s devices. Together, we enable our customers to do all the things they love with their devices! We are looking for a talented and creative engineer to support the power activity of Apple best-in-class GPU development.

Description


For this role, the candidate must have strong analytical skills and background in power, micro-architecture and scripting to support the following activities on GPU designs: - Create early power estimation, power targets and perform what-if analysis at architectural evaluation stage. - Support RTL and gate-level power rollup and analysis. - Analyze various GPU workloads to identify power reduction opportunities. - Evaluate and implement power optimizations in both RTL and gates. - Identify the best power sign-off tests to improve power analysis coverage. - Develop flows & heuristics to accelerate power triage on large power data sets.

Minimum Qualifications


Experience with low power microarchitecture and implementation. Experience with scripting in Python. Experience with PowerArtist and/or PTPX. BS degree and minimum of 3+ years of relevant experience.

Preferred Qualifications


Experience in writing, simulating and debugging RTL designs. Knowledge of digital logic design principles including power and timing implications. Knowledge in GPU pipeline. Excellent communication skills, self-motivated and organized.



Learn more about this Employer on their Career Site

Apply now in a few quick clicks

By applying, a Sonicjobs account will be created for you. Sonicjobs's Privacy Policy and Terms & Conditions will apply.

SonicJobs' Terms & Conditions and Privacy Policy also apply.