SonicJobs Logo
Left arrow iconBack to search

Silicon Validation Firmware Engineer

Meta
Posted 6 months ago, valid for 23 days
Location

Sunnyvale, Santa Clara 94086, CA

Salary

$146,000 - $209,000 per year

Contract type

Full Time

By applying, a Sonicjobs account will be created for you. Sonicjobs's Privacy Policy and Terms & Conditions will apply.

SonicJobs' Terms & Conditions and Privacy Policy also apply.

Sonic Summary

info
  • Meta is seeking Silicon Engineers to innovate and develop silicon systems that enhance human connection.
  • Candidates should have a Bachelor's degree in a relevant field and at least 6 years of experience in silicon design, development, and validation.
  • Responsibilities include designing ASICs and SoCs, collaborating with teams, and ensuring high-quality silicon solutions.
  • Preferred qualifications include experience with firmware flows, system debugging, and knowledge of chip architecture and SoC integration.
  • The position offers a salary range of $146,000 to $209,000 per year, along with bonuses, equity, and benefits.
Meta’s Silicon Engineers are at the forefront of innovation, driving the design and development of silicon that power the future of human connection. Across Infrastructure, Reality Labs, and Research, our teams tackle complex challenges in wearables, data centers, and more. We bring together cross-disciplinary minds to invent, prototype, and deliver products and platforms that connect billions of people worldwide. As an engineer on our team, you will be responsible for designing, developing, and validating complex silicon systems, including ASICs and SoCs. You will work closely with cross-functional teams to ensure the delivery of high-quality silicon solutions that meet the needs of our customers.

Responsibilities

  • Design, develop, and validate complex silicon systems, including ASICs and SoCs
  • Collaborate with cross-functional teams to ensure the delivery of high-quality silicon solutions
  • Develop and execute comprehensive test plans to ensure model accuracy and support pre-silicon validation efforts
  • Lead the development and adoption of best-in-class methodologies to accelerate hardware verification and software development
  • Bring up and debug interfaces such as PCIe, DDR, etc
  • Partner with vendors to troubleshoot issues, deploy new capabilities, and drive ongoing improvements


Minimum Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of experience in silicon design, development, and validation, including experience with ASICs and SoCs
  • Experience with EDA tools and scripting languages used to build tools and flows for complex emulation environments
  • Understanding of digital logic design, RTL development, and FPGA prototyping
  • Demonstrated problem-solving skills


Preferred Qualifications

  • 6+ years experience in developing firmware flows and custom scripts using C/C++, Python for system validation
  • 6+ years system debug experience using tools like Lauterbach, gdb, or similar on silicon platforms (Virtual, FPGA, Emulation, SVB, NFF, and on device)
  • Knowledge in chip architecture, µArchitecture, or design verification experience
  • Understanding of SoC architecture and Pre-Si Systems with a track record of enabling full verification cycles of complex SoCs (involving Graphics, CPU and DSP Cores)
  • Understanding of modern CPU architecture, memory subsystems, Cache hierarchies, and SoC integration flows
  • Experience with computer vision and machine learning domains across stack at system integration level with hardware acceleration
  • Experience in hardware/software co-design on custom silicon


$146,000/year to $209,000/year + bonus + equity + benefits



Learn more about this Employer on their Career Site

Apply now in a few quick clicks

By applying, a Sonicjobs account will be created for you. Sonicjobs's Privacy Policy and Terms & Conditions will apply.

SonicJobs' Terms & Conditions and Privacy Policy also apply.