Back to search
Description
APPLE INC has the following available in Waltham, Massachusetts. Contribute to all phases of physical design of high performance PHY design from RTL to delivery of final GDSII. Generate block/chip level static timing constraints. Build full chip floorplan including pin placement, partitions and power grid. Develop and validate high performance low power clock network guidelines. Perform block level place and route and close the design to meet timing, area and power constraints. Generate and Implement ECOs to fix timing, noise and EM IR violations. Run Physical Design verification flow at chip/block level and provide guidelines to fix LVS/DRC violations to other designers. Participate in establishing CAD and physical design methodologies for correct-by-construction designs. Assist in flow development for chip integration. Perform PnR using Cadence Innovus and Prime Time tool. 40 hours/week. At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $132,100 - $199,000/yr and your base pay will depend on your skills, qualifications, experience, and location. PAY & BENEFITS: Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits: https://www.apple.com/careers/us/benefits.html. Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.
Minimum Qualifications
Master’s degree or foreign equivalent in Electrical Engineering or related field. Experience and/or education must include: Modeling and Characterizing Digital CMOS devices Working on logic gates, latches, PLA, ROM and RAMs. Performing design, layout and fabrication of a CMOS mixed signal Integrated Circuit Performing Static Timing Analysis and timing validation Analyzing interconnect and parasitic elements Using System Verilog for Hardware Verification Designing and analyzing High-Speed Logic and memory
Preferred Qualifications
N/A
Learn more about this Employer on their Career Site
